0
mirror of https://github.com/sampletext32/ParkanPlayground.git synced 2025-05-19 03:41:18 +03:00

114 lines
3.7 KiB
C#
Raw Normal View History

2025-04-12 23:24:42 +03:00
namespace X86Disassembler.X86.Handlers.FloatingPoint;
/// <summary>
/// Handler for floating-point load/store float64 operations (DD opcode)
/// </summary>
2025-04-13 23:06:52 +03:00
public class LoadStoreFloat64Handler : InstructionHandler
2025-04-12 23:24:42 +03:00
{
// DD opcode - load/store float64
private static readonly string[] Mnemonics =
[
"fld",
"??",
"fst",
"fstp",
"frstor",
2025-04-13 00:21:01 +03:00
"??",
2025-04-12 23:24:42 +03:00
"fnsave",
2025-04-13 00:21:01 +03:00
"fnstsw",
2025-04-12 23:24:42 +03:00
];
/// <summary>
/// Initializes a new instance of the LoadStoreFloat64Handler class
/// </summary>
/// <param name="codeBuffer">The buffer containing the code to decode</param>
/// <param name="decoder">The instruction decoder that owns this handler</param>
/// <param name="length">The length of the buffer</param>
public LoadStoreFloat64Handler(byte[] codeBuffer, InstructionDecoder decoder, int length)
: base(codeBuffer, decoder, length)
{
}
/// <summary>
/// Checks if this handler can decode the given opcode
/// </summary>
/// <param name="opcode">The opcode to check</param>
/// <returns>True if this handler can decode the opcode</returns>
public override bool CanHandle(byte opcode)
{
return opcode == 0xDD;
}
/// <summary>
/// Decodes a floating-point instruction for load/store float64 operations
/// </summary>
/// <param name="opcode">The opcode of the instruction</param>
/// <param name="instruction">The instruction object to populate</param>
/// <returns>True if the instruction was successfully decoded</returns>
public override bool Decode(byte opcode, Instruction instruction)
{
int position = Decoder.GetPosition();
if (position >= Length)
{
return false;
}
// Read the ModR/M byte
2025-04-13 23:06:52 +03:00
var (mod, reg, rm, destOperand) = ModRMDecoder.ReadModRM(true);// true for 64-bit operand
2025-04-12 23:24:42 +03:00
// Set the mnemonic based on the opcode and reg field
2025-04-13 23:06:52 +03:00
instruction.Mnemonic = Mnemonics[(int)reg];
2025-04-12 23:24:42 +03:00
// For memory operands, set the operand
if (mod != 3) // Memory operand
{
2025-04-13 23:06:52 +03:00
if (reg == RegisterIndex.A || reg == RegisterIndex.C || reg == RegisterIndex.D) // fld, fst, fstp
2025-04-12 23:24:42 +03:00
{
2025-04-13 23:06:52 +03:00
instruction.Operands = destOperand;
2025-04-12 23:24:42 +03:00
}
else // frstor, fnsave, fnstsw
{
// Remove the qword ptr prefix for these operations
2025-04-13 23:06:52 +03:00
instruction.Operands = destOperand.Replace("qword ptr ", "");
2025-04-12 23:24:42 +03:00
}
}
else // Register operand (ST(i))
{
// Special handling for register-register operations
2025-04-13 23:06:52 +03:00
if (reg == RegisterIndex.A) // FFREE
2025-04-12 23:24:42 +03:00
{
instruction.Mnemonic = "ffree";
2025-04-13 23:06:52 +03:00
instruction.Operands = $"st({(int)rm})";
2025-04-12 23:24:42 +03:00
}
2025-04-13 23:06:52 +03:00
else if (reg == RegisterIndex.C) // FST
2025-04-12 23:24:42 +03:00
{
instruction.Mnemonic = "fst";
2025-04-13 23:06:52 +03:00
instruction.Operands = $"st({(int)rm})";
2025-04-12 23:24:42 +03:00
}
2025-04-13 23:06:52 +03:00
else if (reg == RegisterIndex.D) // FSTP
2025-04-12 23:24:42 +03:00
{
instruction.Mnemonic = "fstp";
2025-04-13 23:06:52 +03:00
instruction.Operands = $"st({(int)rm})";
2025-04-12 23:24:42 +03:00
}
2025-04-13 23:06:52 +03:00
else if (reg == RegisterIndex.Si) // FUCOM
2025-04-12 23:24:42 +03:00
{
instruction.Mnemonic = "fucom";
2025-04-13 23:06:52 +03:00
instruction.Operands = $"st({(int)rm})";
2025-04-12 23:24:42 +03:00
}
2025-04-13 23:06:52 +03:00
else if (reg == RegisterIndex.Di) // FUCOMP
2025-04-12 23:24:42 +03:00
{
instruction.Mnemonic = "fucomp";
2025-04-13 23:06:52 +03:00
instruction.Operands = $"st({(int)rm})";
2025-04-12 23:24:42 +03:00
}
else
{
// Unknown instruction
instruction.Mnemonic = "??";
instruction.Operands = "";
}
}
return true;
}
}