2025-04-14 22:08:50 +03:00
|
|
|
using X86Disassembler.X86.Operands;
|
|
|
|
|
2025-04-13 00:45:53 +03:00
|
|
|
namespace X86Disassembler.X86.Handlers.Add;
|
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Handler for ADD r32, r/m32 instruction (0x03)
|
|
|
|
/// </summary>
|
|
|
|
public class AddR32Rm32Handler : InstructionHandler
|
|
|
|
{
|
|
|
|
/// <summary>
|
|
|
|
/// Initializes a new instance of the AddR32Rm32Handler class
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="decoder">The instruction decoder that owns this handler</param>
|
2025-04-14 22:08:50 +03:00
|
|
|
public AddR32Rm32Handler(InstructionDecoder decoder)
|
|
|
|
: base(decoder)
|
2025-04-13 00:45:53 +03:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Checks if this handler can decode the given opcode
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="opcode">The opcode to check</param>
|
|
|
|
/// <returns>True if this handler can decode the opcode</returns>
|
|
|
|
public override bool CanHandle(byte opcode)
|
|
|
|
{
|
2025-04-17 01:33:58 +03:00
|
|
|
// Only handle opcode 0x03 when the operand size prefix is NOT present
|
|
|
|
// This ensures 16-bit handlers get priority when the prefix is present
|
|
|
|
return opcode == 0x03 && !Decoder.HasOperandSizePrefix();
|
2025-04-13 00:45:53 +03:00
|
|
|
}
|
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Decodes an ADD r32, r/m32 instruction
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="opcode">The opcode of the instruction</param>
|
|
|
|
/// <param name="instruction">The instruction object to populate</param>
|
|
|
|
/// <returns>True if the instruction was successfully decoded</returns>
|
|
|
|
public override bool Decode(byte opcode, Instruction instruction)
|
|
|
|
{
|
2025-04-14 22:08:50 +03:00
|
|
|
// Set the instruction type
|
|
|
|
instruction.Type = InstructionType.Add;
|
|
|
|
|
2025-04-14 01:08:14 +03:00
|
|
|
if (!Decoder.CanReadByte())
|
2025-04-13 00:45:53 +03:00
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Read the ModR/M byte
|
2025-04-14 22:08:50 +03:00
|
|
|
// For ADD r32, r/m32 (0x03):
|
|
|
|
// - The reg field specifies the destination register
|
|
|
|
// - The r/m field with mod specifies the source operand (register or memory)
|
|
|
|
// The sourceOperand is already created by ModRMDecoder based on mod and rm fields
|
2025-04-15 02:42:47 +03:00
|
|
|
var (_, reg, _, sourceOperand) = ModRMDecoder.ReadModRM();
|
2025-04-13 00:45:53 +03:00
|
|
|
|
2025-04-14 22:08:50 +03:00
|
|
|
// Create the destination register operand from the reg field
|
2025-04-16 19:07:32 +03:00
|
|
|
var destinationOperand = OperandFactory.CreateRegisterOperand(reg);
|
2025-04-13 00:45:53 +03:00
|
|
|
|
2025-04-14 22:08:50 +03:00
|
|
|
// Set the structured operands
|
|
|
|
instruction.StructuredOperands =
|
|
|
|
[
|
|
|
|
destinationOperand,
|
|
|
|
sourceOperand
|
|
|
|
];
|
2025-04-13 23:22:30 +03:00
|
|
|
|
2025-04-13 00:45:53 +03:00
|
|
|
return true;
|
|
|
|
}
|
2025-04-13 23:22:30 +03:00
|
|
|
}
|