2025-04-12 21:27:17 +03:00
|
|
|
namespace X86Disassembler.X86.Handlers.Test;
|
2025-04-12 19:57:42 +03:00
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Handler for TEST r/m32, r32 instruction (0x85)
|
|
|
|
/// </summary>
|
|
|
|
public class TestRegMemHandler : InstructionHandler
|
|
|
|
{
|
|
|
|
/// <summary>
|
|
|
|
/// Initializes a new instance of the TestRegMemHandler class
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="codeBuffer">The buffer containing the code to decode</param>
|
|
|
|
/// <param name="decoder">The instruction decoder that owns this handler</param>
|
|
|
|
/// <param name="length">The length of the buffer</param>
|
|
|
|
public TestRegMemHandler(byte[] codeBuffer, InstructionDecoder decoder, int length)
|
|
|
|
: base(codeBuffer, decoder, length)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Checks if this handler can decode the given opcode
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="opcode">The opcode to check</param>
|
|
|
|
/// <returns>True if this handler can decode the opcode</returns>
|
|
|
|
public override bool CanHandle(byte opcode)
|
|
|
|
{
|
|
|
|
return opcode == 0x85;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Decodes a TEST r/m32, r32 instruction
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="opcode">The opcode of the instruction</param>
|
|
|
|
/// <param name="instruction">The instruction object to populate</param>
|
|
|
|
/// <returns>True if the instruction was successfully decoded</returns>
|
|
|
|
public override bool Decode(byte opcode, Instruction instruction)
|
|
|
|
{
|
|
|
|
// Set the mnemonic
|
|
|
|
instruction.Mnemonic = "test";
|
|
|
|
|
|
|
|
int position = Decoder.GetPosition();
|
|
|
|
|
|
|
|
if (position >= Length)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Read the ModR/M byte
|
|
|
|
byte modRM = CodeBuffer[position++];
|
|
|
|
Decoder.SetPosition(position);
|
|
|
|
|
|
|
|
// Extract the fields from the ModR/M byte
|
|
|
|
byte mod = (byte)((modRM & 0xC0) >> 6);
|
|
|
|
byte reg = (byte)((modRM & 0x38) >> 3);
|
|
|
|
byte rm = (byte)(modRM & 0x07);
|
|
|
|
|
2025-04-12 21:21:03 +03:00
|
|
|
// For direct register addressing (mod == 3), the r/m field specifies a register
|
|
|
|
if (mod == 3)
|
|
|
|
{
|
|
|
|
// Get the register names
|
|
|
|
string rmReg = GetRegister32(rm);
|
|
|
|
string regReg = GetRegister32(reg);
|
|
|
|
|
|
|
|
// Set the operands (TEST r/m32, r32)
|
|
|
|
// In x86 assembly, the TEST instruction has the operand order r/m32, r32
|
|
|
|
// According to Ghidra and standard x86 assembly convention, it should be TEST ECX,EAX
|
|
|
|
// where ECX is the r/m operand and EAX is the reg operand
|
|
|
|
instruction.Operands = $"{rmReg}, {regReg}";
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
// Decode the memory operand
|
2025-04-12 23:24:42 +03:00
|
|
|
string memOperand = ModRMDecoder.DecodeModRM(mod, rm, false);
|
2025-04-12 21:21:03 +03:00
|
|
|
|
|
|
|
// Get the register name
|
|
|
|
string regReg = GetRegister32(reg);
|
|
|
|
|
|
|
|
// Set the operands (TEST r/m32, r32)
|
|
|
|
instruction.Operands = $"{memOperand}, {regReg}";
|
|
|
|
}
|
2025-04-12 19:57:42 +03:00
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
}
|