/** \mainpage Introduction The CMSIS is a set of tools, APIs, frameworks, and work flows that help to simplify software re-use, reduce the learning curve for microcontroller developers, speed-up project build and debug, and thus reduce the time to market for new applications. CMSIS started as a vendor-independent hardware abstraction layer Arm® Cortex®-M based processors and was later extended to support entry-level Arm Cortex-A based processors. To simplify access, CMSIS defines generic tool interfaces and enables consistent device support by providing simple software interfaces to the processor and the peripherals. CMSIS is defined in close cooperation with various silicon and software vendors and provides a common approach to interface to peripherals, real-time operating systems, and middleware components. It is intended to enable the combination of software components from multiple vendors. CMSIS is open-source and collaboratively developed on GitHub. \section CM_Components CMSIS Components | CMSIS-... | Target Processors | Description | |:----------|:--------------------|:-------------| |Core(M)| All Cortex-M, SecurCore | Standardized API for the Cortex-M processor core and peripherals. Includes intrinsic functions for Cortex-M4/M7/M33/M35P SIMD instructions.| |Core(A)| Cortex-A5/A7/A9 | Standardized API and basic run-time system for the Cortex-A5/A7/A9 processor core and peripherals.| |Driver| All Cortex | Generic peripheral driver interfaces for middleware. Connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces.| |DSP| All Cortex-M | DSP library collection with over 60 functions for various data types: fixed-point (fractional q7, q15, q31) and single precision floating-point (32-bit). Implementations optimized for the SIMD instruction set are available for Cortex-M4/M7/M33/M35P.| |NN| All Cortex-M | Collection of efficient neural network kernels developed to maximize the performance and minimize the memory footprint on Cortex-M processor cores.| |RTOS v1| Cortex-M0/M0+/M3/M4/M7 | Common API for real-time operating systems along with a reference implementation based on RTX. It enables software components that can work across multiple RTOS systems.| |RTOS v2| All Cortex-M, Cortex-A5/A7/A9 | Extends CMSIS-RTOS v1 with Armv8-M support, dynamic object creation, provisions for multi-core systems, binary compatible interface. | |Pack| All Cortex-M, SecurCore, Cortex-A5/A7/A9 | Describes a delivery mechanism for software components, device parameters, and evaluation board support. It simplifies software re-use and product life-cycle management (PLM).
Is part of the Open CMSIS Pack project. | |Build| All Cortex-M, SecurCore, Cortex-A5/A7/A9 | A set of tools, software frameworks, and work flows that improve productivity, for example with Continuous Integration (CI).
Is replaced with the CMSIS-Toolbox. | |SVD| All Cortex-M, SecurCore | Peripheral description of a device that can be used to create peripheral awareness in debuggers or CMSIS-Core header files.| |DAP| All Cortex | Firmware for a debug unit that interfaces to the CoreSight Debug Access Port. | |Zone| All Cortex-M | Defines methods to describe system resources and to partition these resources into multiple projects and execution areas. | \section Motivation Motivation CMSIS has been created to help the industry in standardization. It enables consistent software layers and device support across a wide range of development tools and microcontrollers. CMSIS is not a huge software layer that introduces overhead and does not define standard peripherals. The silicon industry can therefore support the wide variations of Arm Cortex processor-based devices with this common standard. \image html Overview.png "CMSIS Structure" The benefits of the CMSIS are: - CMSIS reduces the learning curve, development costs, and time-to-market. Developers can write software quicker through a variety of easy-to-use, standardized software interfaces. - Consistent software interfaces improve the software portability and re-usability. Generic software libraries and interfaces provide consistent software framework. - It provides interfaces for debug connectivity, debug peripheral views, software delivery, and device support to reduce time-to-market for new microcontroller deployment. - It allows to use the compiler of your choice, as it is compiler independent and thus supported by mainstream compilers. - It enhances program debugging with peripheral information for debuggers and ITM channels for printf-style output. - CMSIS is delivered in CMSIS-Pack format which enables fast software delivery, simplifies updates, and enables consistent integration into development tools. - CMSIS-Zone will simplify system resource and partitioning as it manages the configuration of multiple processors, memory areas, and peripherals. - Continuous integration is common practice for most software developers nowadays. CMSIS-Build supports these workflows and makes continuous testing and validation easier. \section CodingRules Coding Rules The CMSIS uses the following essential coding rules and conventions: - Compliant with ANSI C (C99) and C++ (C++03). - Uses ANSI C standard data types defined in \b . - Variables and parameters have a complete data type. - Expressions for \c \#define constants are enclosed in parenthesis. - Conforms to MISRA 2012 (but does not claim MISRA compliance). MISRA rule violations are documented. In addition, the CMSIS recommends the following conventions for identifiers: - \b CAPITAL names to identify Core Registers, Peripheral Registers, and CPU Instructions. - \b CamelCase names to identify function names and interrupt functions. - \b Namespace_ prefixes avoid clashes with user identifiers and provide functional groups (i.e. for peripherals, RTOS, or DSP Library). The CMSIS is documented within the source files with: \li Comments that use the C or C++ style. \li Doxygen compliant function comments that provide: - brief function overview. - detailed description of the function. - detailed parameter explanation. - detailed information about return values. Doxygen comment example: \verbatim /** * @brief Enable Interrupt in NVIC Interrupt Controller * @param IRQn interrupt number that specifies the interrupt * @return none. * Enable the specified interrupt in the NVIC Interrupt Controller. * Other settings of the interrupt such as priority are not affected. */ \endverbatim \section Validation Validation The various components of CMSIS are validated using mainstream compilers. To get a diverse coverage, Arm Compiler v5 (based on EDG front-end), Arm Compiler v6 (based on LLVM front-end), and GCC are used in the various tests. For each component, the section \b "Validation" describes the scope of the various verification steps. CMSIS components are compatible with a range of C and C++ language standards. The CMSIS components comply with the Application Binary Interface (ABI) for the Arm Architecture (exception CMSIS-RTOS v1). This ensures C API interfaces that support inter-operation between various toolchains. As CMSIS defines API interfaces and functions that scale to a wide range of processors and devices, the scope of the run-time test coverage is limited. However, several components are validated using dedicated test suites (CMSIS-Driver, CMSIS-RTOS v1, and CMSIS-RTOS v2). The CMSIS source code is checked for MISRA C:2012 conformance using PC-Lint. MISRA deviations are documented with reasonable effort, however Arm does not claim MISRA compliance as there is today for example no guideline enforcement plan. The CMSIS source code is not checked for MISRA C++:2008 conformance as there is a risk that it is incompatible with C language standards, specifically warnings that may be generated by the various C compilers. \section License License CMSIS is provided free of charge by Arm under the Apache 2.0 License. \section CM_Pack_Content CMSIS Software Pack CMSIS itself is delivered in CMSIS-Pack format. The ARM::CMSIS pack contains the following: File/Directory |Content :-----------------|:--------------------------------------------------------------------------------- \b ARM.CMSIS.pdsc |Package description file in CMSIS-Pack format. \b LICENSE.txt |CMSIS License Agreement (Apache 2.0) \b CMSIS |\ref CM_Components "CMSIS components" (see also table below) \b Device |CMSIS reference implementations of Arm Cortex processor based devices CMSIS Directory --------------- Directory |Content :-------------------------|:---------------------------------------------------------------------------------------------------------------------------------------- \b Core |User code templates for CMSIS-Core (Cortex-M) related files, referenced in ARM.CMSIS.pdsc \b Core_A |User code templates for CMSIS-Core (Cortex-A) related files, referenced in ARM.CMSIS.pdsc \b DAP |CMSIS-DAP Debug Access Port source code and reference implementations \b Documentation |This documentation \b Driver |Header files for the CMSIS-Driver peripheral interface API \b DSP |CMSIS-DSP software library source code \b Include |Include files for CMSIS-Core (Cortex-M) and CMSIS-DSP \b NN |CMSIS-NN software library source code \b Pack |CMSIS-Pack \b RTOS |CMSIS-RTOS Version 1 along with RTX4 reference implementation \b RTOS2 |CMSIS-RTOS Version 2 along with RTX5 reference implementation \b SVD |CMSIS-SVD \b Utilities |PACK.xsd (CMSIS-Pack schema file), PackChk.exe (checking tool for software packs), \n CMSIS-SVD.xsd (CMSIS-SVD schema file), SVDConv.exe (conversion tool for SVD files), \n CPRJ.xsd (CMSIS-Build schema file) */ /*=======0=========1=========2=========3=========4=========5=========6=========7=========8=========9=========0=========1====*/ /** \page cm_revisionHistory Revision History The following table shows the overall high-level history of the various CMSIS releases. In addition, each CMSIS component has its own release history: - Core (Cortex-M) Revision History - Core (Cortex-A) Revision History - Driver Revision History - DSP Revision History (Change Log) - NN Revision History (Change Log) - RTOS v1 Revision History - RTOS v2 Revision History - Pack Revision History - SVD Revision History - DAP Revision History - Zone Revision History
Version Description
5.9.0 - CMSIS-Core(M): 5.6.0 (see revision history for details) - Arm Cortex-M85 cpu support - Arm China STAR-MC1 cpu support - Updated system_ARMCM55.c - CMSIS-Core(A): 1.2.1 (unchanged) - CMSIS-Driver: 2.8.0 (unchanged) - CMSIS-DSP: 1.10.0 (see revision history for details) - CMSIS-NN: 3.1.0 (see revision history for details) - Support for int16 convolution and fully connected for reference implementation - Support for DSP extension optimization for int16 convolution and fully connected - Support dilation for int8 convolution - Support dilation for int8 depthwise convolution - Support for int16 depthwise conv for reference implementation including dilation - Support for int16 average and max pooling for reference implementation - Support for elementwise add and mul int16 scalar version - Support for softmax int16 scalar version - Support for SVDF with 8 bit state tensor - CMSIS-RTOS2: 2.1.3 (unchanged) - RTX 5.5.4 (see revision history for details) - CMSIS-Pack: deprecated (moved to Open-CMSIS-Pack) - CMSIS-Build: deprecated (moved to CMSIS-Toolbox in Open-CMSIS-Pack) - CMSIS-SVD: 1.3.9 (see revision history for details) - CMSIS-DAP: 2.1.1 (see revision history for details) - Allow default clock frequency to use fast clock mode - CMSIS-Zone: 1.0.0 (unchanged) - Devices - Support for Cortex-M85 - Utilities - SVDConv 3.3.42 - PackChk 1.3.95
5.8.0 - CMSIS-Build 0.10.0 (beta) - Enhancements (see revision history for details) - CMSIS-Core (Cortex-M) 5.5.0 - Updated GCC LinkerDescription, GCC Assembler startup - Added ARMv8-M Stack Sealing (to linker, startup) for toolchain ARM, GCC - Changed C-Startup to default Startup. - CMSIS-Core (Cortex-A) 1.2.1 - CMSIS-Driver 2.8.0 (unchanged) - CMSIS-DSP 1.9.0 - Purged pre-built libs from Git - CMSIS-NN 3.0.0 - Major interface change for functions compatible with TensorFlow Lite for Microcontroller - Added optimization for SVDF kernel - Improved MVE performance for fully Connected and max pool operator - NULL bias support for fully connected operator in non-MVE case(Can affect performance) - Expanded existing unit test suite along with support for FVP - CMSIS-RTOS 2.1.3 (unchanged) - RTX 5.5.3 (see revision history for details) - CMSIS-Pack 1.7.2 - Support for Microchip XC32 compiler - Support for Custom Datapath Extension - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 2.0.0 (unchanged) - CMSIS-Zone 1.0.0 (unchanged) - Devices - Utilities - SVDConv 3.3.35 - PackChk 1.3.89
5.7.0 - CMSIS-Build 0.9.0 (beta) - Draft for CMSIS Project description (CPRJ) - CMSIS-Core (Cortex-M) 5.4.0 - Cortex-M55 cpu support - Enhanced MVE support for Armv8.1-MML - Fixed device config define checks. - L1 Cache functions for Armv7-M and later - CMSIS-Core (Cortex-A) 1.2.0 - Fixed GIC_SetPendingIRQ to use GICD_SGIR - Added missing DSP intrinsics - Reworked assembly intrinsics: volatile, barriers and clobber - CMSIS-Driver 2.8.0 - Added VIO API 0.1.0 (preview) - CMSIS-DSP 1.8.0 - Added new functions and function groups - Added MVE support - CMSIS-NN 1.3.0 - Added MVE support - Further optimizations for kernels using DSP extension - CMSIS-RTOS 2.1.3 (unchanged) - RTX 5.5.2 (see revision history for details) - CMSIS-Pack 1.6.3 - deprecating all types specific to cpdsc format. Cpdsc is replaced by Cprj with dedicated schema. - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 2.0.0 (unchanged) - CMSIS-Zone 1.0.0 - Devices - ARMCM55 device - ARMv81MML startup code recognizing __MVE_USED macro - Refactored vector table references for all Cortex-M devices - Reworked ARMCM* C-StartUp files. - Include L1 Cache functions in ARMv8MML/ARMv81MML devices - Utilities Attention: Linux binaries moved to Linux64 folder! - SVDConv 3.3.35 - PackChk 1.3.89
5.6.0 - CMSIS-Core (Cortex-M) 5.3.0 - Added provisions for compiler-independent C startup code. - CMSIS-Core (Cortex-A) 1.1.4 - Fixed __FPU_Enable. - CMSIS-Driver 2.7.1 - Finalized WiFi Interface API 1.0.0 - CMSIS-DSP 1.7.0 (see revision history for details) - New Neon versions of f32 functions - Compilation flags for FFTs - CMSIS-NN 1.2.0 (unchanged) - CMSIS-RTOS1 1.03 (unchanged) - RTX 4.82.0 (see revision history for details) - CMSIS-RTOS 2.1.3 (unchanged) - RTX 5.5.1 (see revision history for details) - CMSIS-Pack 1.6.0 (unchanged) - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 2.0.0 (unchanged) - CMSIS-Zone 0.12.0 (preview) - Completely reworked - Devices - Generalized C startup code for all Cortex-M family devices. - Updated Cortex-A memory regions and system configuration files. - Utilities - SVDConv 3.3.27 - PackChk 1.3.82 (unchanged)
5.5.1 - CMSIS-Core (Cortex-M) 5.2.1 - Fixed compilation issue in cmsis_armclang_ltm.h - CMSIS-Core (Cortex-A) 1.1.3 (unchanged) - CMSIS-Driver 2.7.0 (unchanged) - CMSIS-DSP 1.6.0 (unchanged) - CMSIS-NN 1.1.0 (unchanged) - CMSIS-RTOS 2.1.3 (unchanged) - RTX 5.5.0 (unchanged) - CMSIS-Pack 1.6.0 (unchanged) - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 2.0.0 (unchanged) - CMSIS-Zone 0.9.0 (unchanged)
5.5.0 - CMSIS-Core (Cortex-M) 5.2.0 - Reworked Stack/Heap configuration for ARM startup files. - Added Cortex-M35P device support. - Added generic Armv8.1-M Mainline device support. - CMSIS-Core (Cortex-A) 1.1.3 Minor fixes. - CMSIS-DSP 1.6.0 - reworked DSP library source files - added macro ARM_MATH_LOOPUNROLL - removed macro UNALIGNED_SUPPORT_DISABLE - added const-correctness - replaced SIMD pointer construct with memcopy solution - replaced macro combination "CMSIS_INLINE __STATIC_INLINE with "__STATIC_FORCEINLINE" - reworked DSP library documentation - Changed DSP folder structure - moved DSP libraries to ./DSP/Lib - moved DSP libraries to folder ./DSP/Lib - ARM DSP Libraries are built with ARMCLANG - Added DSP Libraries Source variant - CMSIS-NN 1.1.0 (unchanged) - CMSIS-Driver 2.7.0 - Added WiFi Interface API 1.0.0-beta - Added custom driver selection to simplify implementation of new CMSIS-Driver - CMSIS-RTOS 2.1.3 - RTX 5.5.0 (see revision history) - CMSIS-Pack 1.6.0 - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 2.0.0 (unchanged) - CMSIS-Zone 0.9.0 (Preview) - Devices - Added Cortex-M35P and ARMv81MML device templates. - Fixed C-Startup Code for GCC (aligned with other compilers) - Moved call to SystemInit before memory initialization. - Utilities - SVDConv 3.3.25 - PackChk 1.3.82
5.4.0 - CMSIS-Core (Cortex-M) 5.1.2 Minor fixes and slight enhancements, e.g. beta for Cortex-M1. - CMSIS-Core (Cortex-A) 1.1.2 Minor fixes. - CMSIS-Driver 2.6.0 (unchanged) - CMSIS-DSP 1.5.2 (unchanged) - CMSIS-NN 1.1.0 Added new math function (see revision history) - CMSIS-RTOS 2.1.3 Relaxed interrupt usage. - RTX 5.4.0 (see revision history) - CMSIS-Pack 1.5.0 (unchanged) - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 2.0.0 (unchanged) - CMSIS-Zone 0.0.1 (unchanged)
5.3.0 - CMSIS-Core (Cortex-M) 5.1.1 - CMSIS-Core (Cortex-A) 1.1.1 - CMSIS-Driver 2.6.0 (unchanged) - CMSIS-DSP 1.5.2 (unchanged) - CMSIS-NN 1.0.0 Initial contribution of Neural Network Library. - CMSIS-RTOS 2.1.2 (unchanged) - CMSIS-Pack 1.5.0 (unchanged) - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 2.0.0 Communication via WinUSB to achieve high-speed transfer rates. - CMSIS-Zone 0.0.1 (unchanged)
5.2.0 - CMSIS-Core (Cortex-M) 5.1.0 MPU functions for ARMv8-M, cmsis_iccarm.h replacing cmsis_iar.h - CMSIS-Core (Cortex-A) 1.1.0 cmsis_iccarm.h, additional physical timer access functions - CMSIS-Driver 2.6.0 Enhanced CAN and NAND driver interface. - CMSIS-DSP 1.5.2 Fixed diagnostics and moved SSAT/USST intrinsics to CMSIS-Core. - CMSIS-RTOS 2.1.2 Relaxed some ISR-callable restrictions. - CMSIS-Pack 1.5.0 (unchanged) - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 1.2.0 (unchanged) - CMSIS-Zone 0.0.1 (unchanged)
5.1.1 - CMSIS-Core (Cortex-M) (unchanged) - CMSIS-Core (Cortex-A) (unchanged) - CMSIS-Driver 2.05 (unchanged) - CMSIS-DSP 1.5.2 (unchanged) - CMSIS-RTOS 2.1.1 Fixed RTX5 pre-built libraries for Cortex-M. - CMSIS-Pack 1.5.0 (unchanged) - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 1.1.0 (unchanged) - CMSIS-Zone 0.0.1 (unchanged)
5.1.0 - CMSIS-Core (Cortex-M) 5.0.2 several minor corrections and enhancements - CMSIS-Core (Cortex-A) 1.0.0 implements a basic run-time system for Cortex-A5/A7/A9 - CMSIS-Driver 2.05 status typedef made volatile - CMSIS-DSP 1.5.2 fixed GNU Compiler specific diagnostics - CMSIS-RTOS 2.1.1 added support for Cortex-A5/A7/A9 to RTX5 - CMSIS-Pack 1.5.0 added SDF format specification - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 1.1.0 (unchanged) - CMSIS-Zone 0.0.1 (Preview) format to describe system resources and tool for partitioning of resources
5.0.1 - CMSIS-Core 5.0.1 added __PACKED_STRUCT macro and uVisor support - CMSIS-Driver 2.05 updated all typedefs related to status now being volatile. - CMSIS-DSP 1.5.1 added ARMv8M DSP libraries - CMSIS-RTOS 2.1.0 added support for critical and uncritical sections - CMSIS-Pack 1.4.8 add Pack Index File specification - CMSIS-SVD 1.3.3 (unchanged) - CMSIS-DAP 1.1.0 (unchanged)
5.0.0 Added support for: ARMv8-M architecture including TrustZone for ARMv8-M and Cortex-M23, Cortex-M33 processors - CMSIS-Core (Cortex-M) 5.0.0 added support for ARMv8-M and Cortex-M23, Cortex-M33 processors - CMSIS-Driver 2.04.0 (unchanged) - CMSIS-DSP 1.4.9 minor corrections and performance improvements - CMSIS-RTOS 2.0.0 new API with RTX 5.0.0 reference implementation and corrections in RTX 4.8.2 - CMSIS-Pack 1.4.4 introducing CPDSC project description - CMSIS-SVD 1.3.3 several enhancements and rework of documentation - CMSIS-DAP 1.1.0 (unchanged)
4.5.0 Maintenance release that is fixing defects. See component's revision history for more details. See component's revision history for more details. - CMSIS-Core (Cortex-M) 4.30.0 - CMSIS-DAP 1.1.0 (unchanged) - CMSIS-Driver 2.04.0 - CMSIS-DSP 1.4.7 - CMSIS-Pack 1.4.1 - CMSIS-RTOS RTX 4.80.0 - CMSIS-SVD 1.3.1
4.4.0 Feature release adding CMSIS-DAP (see extended End User Licence Agreement) and CMSIS-Driver for CAN. See component's revision history for more details. - CMSIS-Core (Cortex-M) 4.20.0 - CMSIS-DAP 1.1.0 - CMSIS-Driver 2.03.0 - CMSIS-DSP 1.4.5 (unchanged) - CMSIS-RTOS RTX 4.79.0 - CMSIS-Pack 1.4.0 - CMSIS-SVD 1.3.0
4.3.0 Maintenance release adding SAI CMSIS-Driver and fixing defects. See component's revision history for more details. - CMSIS-Core (Cortex-M) 4.10.0 - CMSIS-Driver 2.02.0 - CMSIS-DSP 1.4.5 - CMSIS-RTOS RTX 4.78.0 - CMSIS-Pack 1.3.3 - CMSIS-SVD (unchanged)
4.2 Introducing processor support for Cortex-M7.
4.1 Enhancements in CMSIS-Pack and CMSIS-Driver.\n Added: PackChk validation utility\n Removed support for GNU: Sourcery G++ Lite Edition for ARM
4.0 First release in CMSIS-Pack format.\n Added specifications for CMSIS-Pack, CMSIS-Driver
3.30 Maintenance release with enhancements in each component
3.20 Maintenance release with enhancements in each component
3.01 Added support for Cortex-M0+ processors
3.00 Added support for SC000 and SC300 processors\n Added support for GNU GCC Compiler\n Added CMSIS-RTOS API
2.10 Added CMSIS-DSP Library
2.0 Added support for Cortex-M4 processor
1.30 Reworked CMSIS startup concept
1.01 Added support for Cortex-M0 processor
1.00 Initial release of CMSIS-Core (Cortex-M) for Cortex-M3 processor
*/