2025-04-17 23:48:09 +03:00
|
|
|
using X86Disassembler.X86.Operands;
|
2025-04-17 23:33:56 +03:00
|
|
|
|
2025-04-17 23:48:09 +03:00
|
|
|
namespace X86Disassembler.X86.Handlers.FloatingPoint.Arithmetic;
|
2025-04-17 23:33:56 +03:00
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Handler for FMUL float64 instruction (DC /1)
|
|
|
|
/// </summary>
|
|
|
|
public class FmulFloat64Handler : InstructionHandler
|
|
|
|
{
|
|
|
|
/// <summary>
|
|
|
|
/// Initializes a new instance of the FmulFloat64Handler class
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="decoder">The instruction decoder that owns this handler</param>
|
|
|
|
public FmulFloat64Handler(InstructionDecoder decoder)
|
|
|
|
: base(decoder)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Checks if this handler can decode the given opcode
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="opcode">The opcode to check</param>
|
|
|
|
/// <returns>True if this handler can decode the opcode</returns>
|
|
|
|
public override bool CanHandle(byte opcode)
|
|
|
|
{
|
|
|
|
// FMUL is DC /1
|
|
|
|
if (opcode != 0xDC) return false;
|
|
|
|
|
|
|
|
if (!Decoder.CanReadByte())
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Check if the ModR/M byte has reg field = 1
|
|
|
|
byte modRm = Decoder.PeakByte();
|
|
|
|
byte reg = (byte)((modRm >> 3) & 0x7);
|
|
|
|
|
|
|
|
return reg == 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// <summary>
|
|
|
|
/// Decodes a FMUL float64 instruction
|
|
|
|
/// </summary>
|
|
|
|
/// <param name="opcode">The opcode of the instruction</param>
|
|
|
|
/// <param name="instruction">The instruction object to populate</param>
|
|
|
|
/// <returns>True if the instruction was successfully decoded</returns>
|
|
|
|
public override bool Decode(byte opcode, Instruction instruction)
|
|
|
|
{
|
|
|
|
if (!Decoder.CanReadByte())
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2025-04-18 00:44:57 +03:00
|
|
|
// Read the ModR/M byte using the specialized FPU method for 64-bit operands
|
|
|
|
var (mod, reg, fpuRm, rawOperand) = ModRMDecoder.ReadModRMFpu64();
|
2025-04-17 23:33:56 +03:00
|
|
|
|
|
|
|
// Set the instruction type
|
|
|
|
instruction.Type = InstructionType.Fmul;
|
|
|
|
|
|
|
|
// For memory operands, set the operand
|
|
|
|
if (mod != 3) // Memory operand
|
|
|
|
{
|
|
|
|
// Set the structured operands - the operand already has the correct size from ReadModRM64
|
|
|
|
instruction.StructuredOperands =
|
|
|
|
[
|
|
|
|
rawOperand
|
|
|
|
];
|
|
|
|
}
|
|
|
|
else // Register operand (ST(i))
|
|
|
|
{
|
|
|
|
// For DC C0-DC FF, the operands are reversed: ST(i), ST(0)
|
|
|
|
var stiOperand = OperandFactory.CreateFPURegisterOperand(fpuRm); // ST(i)
|
|
|
|
var st0Operand = OperandFactory.CreateFPURegisterOperand(FpuRegisterIndex.ST0); // ST(0)
|
|
|
|
|
|
|
|
// Set the structured operands
|
|
|
|
instruction.StructuredOperands =
|
|
|
|
[
|
|
|
|
stiOperand,
|
|
|
|
st0Operand
|
|
|
|
];
|
|
|
|
}
|
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
}
|