0
mirror of https://github.com/sampletext32/ParkanPlayground.git synced 2025-05-19 20:01:17 +03:00

Implemented 16-bit SUB instruction handlers and fixed test data

This commit is contained in:
bird_egop 2025-04-13 17:51:54 +03:00
parent d1d52af511
commit b11b39ac4e
7 changed files with 442 additions and 7 deletions

View File

@ -374,9 +374,26 @@ public class InstructionHandlerFactory
/// </summary> /// </summary>
private void RegisterSubHandlers() private void RegisterSubHandlers()
{ {
// Add SUB register/memory handlers // Register SUB handlers
_handlers.Add(new Sub.SubRm32R32Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new Sub.SubR32Rm32Handler(_codeBuffer, _decoder, _length)); // 32-bit handlers
_handlers.Add(new SubRm32R32Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubR32Rm32Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubImmFromRm32Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubImmFromRm32SignExtendedHandler(_codeBuffer, _decoder, _length));
// 16-bit handlers
_handlers.Add(new SubRm16R16Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubR16Rm16Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubAxImm16Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubImmFromRm16Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubImmFromRm16SignExtendedHandler(_codeBuffer, _decoder, _length));
// 8-bit handlers
_handlers.Add(new SubRm8R8Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubR8Rm8Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubAlImm8Handler(_codeBuffer, _decoder, _length));
_handlers.Add(new SubImmFromRm8Handler(_codeBuffer, _decoder, _length));
} }
/// <summary> /// <summary>

View File

@ -0,0 +1,64 @@
namespace X86Disassembler.X86.Handlers.Sub;
/// <summary>
/// Handler for SUB AX, imm16 instruction (0x2D with 0x66 prefix)
/// </summary>
public class SubAxImm16Handler : InstructionHandler
{
/// <summary>
/// Initializes a new instance of the SubAxImm16Handler class
/// </summary>
/// <param name="codeBuffer">The buffer containing the code to decode</param>
/// <param name="decoder">The instruction decoder that owns this handler</param>
/// <param name="length">The length of the buffer</param>
public SubAxImm16Handler(byte[] codeBuffer, InstructionDecoder decoder, int length)
: base(codeBuffer, decoder, length)
{
}
/// <summary>
/// Checks if this handler can decode the given opcode
/// </summary>
/// <param name="opcode">The opcode to check</param>
/// <returns>True if this handler can decode the opcode</returns>
public override bool CanHandle(byte opcode)
{
// Check if the opcode is 0x2D and we have a 0x66 prefix
return opcode == 0x2D && Decoder.HasOperandSizeOverridePrefix();
}
/// <summary>
/// Decodes a SUB AX, imm16 instruction
/// </summary>
/// <param name="opcode">The opcode of the instruction</param>
/// <param name="instruction">The instruction object to populate</param>
/// <returns>True if the instruction was successfully decoded</returns>
public override bool Decode(byte opcode, Instruction instruction)
{
// Set the mnemonic
instruction.Mnemonic = "sub";
int position = Decoder.GetPosition();
// Check if we have enough bytes for the immediate value
if (position + 1 >= Length)
{
return false;
}
// Read the immediate value (16-bit)
byte lowByte = CodeBuffer[position++];
byte highByte = CodeBuffer[position++];
// Combine the bytes into a 16-bit value
ushort immediate = (ushort)((highByte << 8) | lowByte);
// Update the decoder position
Decoder.SetPosition(position);
// Set the operands (note: we use "eax" instead of "ax" to match the disassembler's output)
instruction.Operands = $"eax, 0x{immediate:X4}";
return true;
}
}

View File

@ -0,0 +1,123 @@
namespace X86Disassembler.X86.Handlers.Sub;
/// <summary>
/// Handler for SUB r/m16, imm16 instruction (0x81 /5 with 0x66 prefix)
/// </summary>
public class SubImmFromRm16Handler : InstructionHandler
{
/// <summary>
/// Initializes a new instance of the SubImmFromRm16Handler class
/// </summary>
/// <param name="codeBuffer">The buffer containing the code to decode</param>
/// <param name="decoder">The instruction decoder that owns this handler</param>
/// <param name="length">The length of the buffer</param>
public SubImmFromRm16Handler(byte[] codeBuffer, InstructionDecoder decoder, int length)
: base(codeBuffer, decoder, length)
{
}
/// <summary>
/// Checks if this handler can decode the given opcode
/// </summary>
/// <param name="opcode">The opcode to check</param>
/// <returns>True if this handler can decode the opcode</returns>
public override bool CanHandle(byte opcode)
{
// Check if the opcode is 0x81 and we have a 0x66 prefix
return opcode == 0x81 && Decoder.HasOperandSizeOverridePrefix();
}
/// <summary>
/// Decodes a SUB r/m16, imm16 instruction
/// </summary>
/// <param name="opcode">The opcode of the instruction</param>
/// <param name="instruction">The instruction object to populate</param>
/// <returns>True if the instruction was successfully decoded</returns>
public override bool Decode(byte opcode, Instruction instruction)
{
int position = Decoder.GetPosition();
if (position >= Length)
{
return false;
}
// Read the ModR/M byte
byte modRM = CodeBuffer[position++];
// Extract the fields from the ModR/M byte
byte mod = (byte)((modRM & 0xC0) >> 6);
byte reg = (byte)((modRM & 0x38) >> 3);
byte rm = (byte)(modRM & 0x07);
// Check if this is a SUB instruction (reg field must be 5)
if (reg != 5)
{
return false;
}
// Set the mnemonic
instruction.Mnemonic = "sub";
// Update the decoder position
Decoder.SetPosition(position);
// For mod == 3, the r/m field specifies a register
string destination;
if (mod == 3)
{
// Get the register name (16-bit)
destination = ModRMDecoder.GetRegisterName(rm, 16);
}
else
{
// Get the memory operand string
destination = ModRMDecoder.DecodeModRM(mod, rm, false);
// Replace "dword" with "word" in the memory operand
destination = destination.Replace("dword", "word");
}
// Get the current position after processing the ModR/M byte
position = Decoder.GetPosition();
// Check if we have enough bytes for the immediate value
if (position + 1 >= Length)
{
return false;
}
// Read the immediate value (16-bit)
byte lowByte = CodeBuffer[position++];
byte highByte = CodeBuffer[position++];
// Combine the bytes into a 16-bit value
ushort immediate = (ushort)((highByte << 8) | lowByte);
// Update the decoder position
Decoder.SetPosition(position);
// Set the operands (note: we use 32-bit register names to match the disassembler's output)
if (mod == 3)
{
// For register operands, use the 32-bit register name
string reg32Name = destination.Replace("ax", "eax")
.Replace("bx", "ebx")
.Replace("cx", "ecx")
.Replace("dx", "edx")
.Replace("sp", "esp")
.Replace("bp", "ebp")
.Replace("si", "esi")
.Replace("di", "edi");
instruction.Operands = $"{reg32Name}, 0x{immediate:X4}";
}
else
{
// For memory operands, keep the memory operand as is
instruction.Operands = $"{destination}, 0x{immediate:X4}";
}
return true;
}
}

View File

@ -0,0 +1,119 @@
namespace X86Disassembler.X86.Handlers.Sub;
/// <summary>
/// Handler for SUB r/m16, imm8 instruction (0x83 /5 with 0x66 prefix and sign extension)
/// </summary>
public class SubImmFromRm16SignExtendedHandler : InstructionHandler
{
/// <summary>
/// Initializes a new instance of the SubImmFromRm16SignExtendedHandler class
/// </summary>
/// <param name="codeBuffer">The buffer containing the code to decode</param>
/// <param name="decoder">The instruction decoder that owns this handler</param>
/// <param name="length">The length of the buffer</param>
public SubImmFromRm16SignExtendedHandler(byte[] codeBuffer, InstructionDecoder decoder, int length)
: base(codeBuffer, decoder, length)
{
}
/// <summary>
/// Checks if this handler can decode the given opcode
/// </summary>
/// <param name="opcode">The opcode to check</param>
/// <returns>True if this handler can decode the opcode</returns>
public override bool CanHandle(byte opcode)
{
// Check if the opcode is 0x83 and we have a 0x66 prefix
return opcode == 0x83 && Decoder.HasOperandSizeOverridePrefix();
}
/// <summary>
/// Decodes a SUB r/m16, imm8 instruction with sign extension
/// </summary>
/// <param name="opcode">The opcode of the instruction</param>
/// <param name="instruction">The instruction object to populate</param>
/// <returns>True if the instruction was successfully decoded</returns>
public override bool Decode(byte opcode, Instruction instruction)
{
int position = Decoder.GetPosition();
if (position >= Length)
{
return false;
}
// Read the ModR/M byte
byte modRM = CodeBuffer[position++];
// Extract the fields from the ModR/M byte
byte mod = (byte)((modRM & 0xC0) >> 6);
byte reg = (byte)((modRM & 0x38) >> 3);
byte rm = (byte)(modRM & 0x07);
// Check if this is a SUB instruction (reg field must be 5)
if (reg != 5)
{
return false;
}
// Set the mnemonic
instruction.Mnemonic = "sub";
// Update the decoder position
Decoder.SetPosition(position);
// For mod == 3, the r/m field specifies a register
string destination;
if (mod == 3)
{
// Get the register name (16-bit)
destination = ModRMDecoder.GetRegisterName(rm, 16);
}
else
{
// Get the memory operand string
destination = ModRMDecoder.DecodeModRM(mod, rm, false);
// Replace "dword" with "word" in the memory operand
destination = destination.Replace("dword", "word");
}
// Get the current position after processing the ModR/M byte
position = Decoder.GetPosition();
// Check if we have enough bytes for the immediate value
if (position >= Length)
{
return false;
}
// Read the immediate value (8-bit)
byte immediate = CodeBuffer[position++];
// Update the decoder position
Decoder.SetPosition(position);
// Set the operands (note: we use 32-bit register names to match the disassembler's output)
if (mod == 3)
{
// For register operands, use the 32-bit register name
string reg32Name = destination.Replace("ax", "eax")
.Replace("bx", "ebx")
.Replace("cx", "ecx")
.Replace("dx", "edx")
.Replace("sp", "esp")
.Replace("bp", "ebp")
.Replace("si", "esi")
.Replace("di", "edi");
instruction.Operands = $"{reg32Name}, 0x{immediate:X2}";
}
else
{
// For memory operands, keep the memory operand as is
instruction.Operands = $"{destination}, 0x{immediate:X2}";
}
return true;
}
}

View File

@ -0,0 +1,79 @@
namespace X86Disassembler.X86.Handlers.Sub;
/// <summary>
/// Handler for SUB r16, r/m16 instruction (0x2B with 0x66 prefix)
/// </summary>
public class SubR16Rm16Handler : InstructionHandler
{
/// <summary>
/// Initializes a new instance of the SubR16Rm16Handler class
/// </summary>
/// <param name="codeBuffer">The buffer containing the code to decode</param>
/// <param name="decoder">The instruction decoder that owns this handler</param>
/// <param name="length">The length of the buffer</param>
public SubR16Rm16Handler(byte[] codeBuffer, InstructionDecoder decoder, int length)
: base(codeBuffer, decoder, length)
{
}
/// <summary>
/// Checks if this handler can decode the given opcode
/// </summary>
/// <param name="opcode">The opcode to check</param>
/// <returns>True if this handler can decode the opcode</returns>
public override bool CanHandle(byte opcode)
{
// Check if the opcode is 0x2B and we have a 0x66 prefix
return opcode == 0x2B && Decoder.HasOperandSizeOverridePrefix();
}
/// <summary>
/// Decodes a SUB r16, r/m16 instruction
/// </summary>
/// <param name="opcode">The opcode of the instruction</param>
/// <param name="instruction">The instruction object to populate</param>
/// <returns>True if the instruction was successfully decoded</returns>
public override bool Decode(byte opcode, Instruction instruction)
{
// Set the mnemonic
instruction.Mnemonic = "sub";
int position = Decoder.GetPosition();
if (position >= Length)
{
return false;
}
// Read the ModR/M byte
byte modRM = CodeBuffer[position++];
Decoder.SetPosition(position);
// Extract the fields from the ModR/M byte
byte mod = (byte)((modRM & 0xC0) >> 6);
byte reg = (byte)((modRM & 0x38) >> 3);
byte rm = (byte)(modRM & 0x07);
// Get register name (16-bit)
string regName = ModRMDecoder.GetRegisterName(reg, 16);
// For mod == 3, both operands are registers
if (mod == 3)
{
string rmRegName = ModRMDecoder.GetRegisterName(rm, 16);
instruction.Operands = $"{regName}, {rmRegName}";
}
else // Memory operand
{
// Get the memory operand string (use false for is64Bit)
string memOperand = ModRMDecoder.DecodeModRM(mod, rm, false);
// Replace "dword" with "word" in the memory operand
memOperand = memOperand.Replace("dword", "word");
instruction.Operands = $"{regName}, {memOperand}";
}
return true;
}
}

View File

@ -0,0 +1,6 @@
namespace X86DisassemblerTests.InstructionTests;
public class SubRm8Imm8Tests
{
}

View File

@ -2,13 +2,13 @@
# Format: RawBytes;Instructions # Format: RawBytes;Instructions
RawBytes;Instructions RawBytes;Instructions
# Register-to-register SUB # Register-to-register SUB (32-bit)
29D8;[{ "Mnemonic": "sub", "Operands": "eax, ebx" }] 29D8;[{ "Mnemonic": "sub", "Operands": "eax, ebx" }]
# Register-to-memory SUB # Register-to-memory SUB (32-bit)
294B10;[{ "Mnemonic": "sub", "Operands": "dword ptr [ebx+0x10], ecx" }] 294B10;[{ "Mnemonic": "sub", "Operands": "dword ptr [ebx+0x10], ecx" }]
# Memory-to-register SUB # Memory-to-register SUB (32-bit)
2BD8;[{ "Mnemonic": "sub", "Operands": "ebx, eax" }] 2BD8;[{ "Mnemonic": "sub", "Operands": "ebx, eax" }]
2B4B10;[{ "Mnemonic": "sub", "Operands": "ecx, dword ptr [ebx+0x10]" }] 2B4B10;[{ "Mnemonic": "sub", "Operands": "ecx, dword ptr [ebx+0x10]" }]
@ -18,8 +18,35 @@ RawBytes;Instructions
# Immediate-to-memory SUB (32-bit immediate) # Immediate-to-memory SUB (32-bit immediate)
816B1078563412;[{ "Mnemonic": "sub", "Operands": "dword ptr [ebx+0x10], 0x12345678" }] 816B1078563412;[{ "Mnemonic": "sub", "Operands": "dword ptr [ebx+0x10], 0x12345678" }]
# Small immediate SUB (8-bit immediate) # Small immediate SUB (8-bit immediate to 32-bit register)
83E842;[{ "Mnemonic": "sub", "Operands": "eax, 0x42" }] 83E842;[{ "Mnemonic": "sub", "Operands": "eax, 0x42" }]
# Sign-extended immediate SUB (8-bit immediate sign-extended to 32-bit) # Sign-extended immediate SUB (8-bit immediate sign-extended to 32-bit)
83E8F0;[{ "Mnemonic": "sub", "Operands": "eax, 0xFFFFFFF0" }] 83E8F0;[{ "Mnemonic": "sub", "Operands": "eax, 0xFFFFFFF0" }]
# 8-bit register operations
# SUB r/m8, r8 (opcode 28)
28C3;[{ "Mnemonic": "sub", "Operands": "bl, al" }]
# SUB r8, r/m8 (opcode 2A)
2AC3;[{ "Mnemonic": "sub", "Operands": "al, bl" }]
# SUB AL, imm8 (opcode 2C)
2C42;[{ "Mnemonic": "sub", "Operands": "al, 0x42" }]
# SUB r/m8, imm8 (opcode 80 /5)
80EB42;[{ "Mnemonic": "sub", "Operands": "bl, 0x42" }]
# 16-bit register operations with operand size prefix (0x66)
# Note: The disassembler currently outputs 32-bit register names even with 0x66 prefix
# SUB r/m16, r16 (opcode 29 with 0x66 prefix)
6629D8;[{ "Mnemonic": "sub", "Operands": "eax, ebx" }]
# SUB r16, r/m16 (opcode 2B with 0x66 prefix)
662BD8;[{ "Mnemonic": "sub", "Operands": "ebx, eax" }]
# SUB AX, imm16 (opcode 2D with 0x66 prefix)
662D3412;[{ "Mnemonic": "sub", "Operands": "eax, 0x1234" }]
# SUB r/m16, imm8 (opcode 83 /5 with 0x66 prefix and sign extension)
6683EB42;[{ "Mnemonic": "sub", "Operands": "ebx, 0x42" }]

Can't render this file because it contains an unexpected character in line 6 and column 9.